National Semiconductor

August 2000

LMC6492 Dual/LMC6494 Quad CMOS Rail-to-Rail Input and Output Operational Amplifier

General Description

The LMC6492/LMC6494 amplifiers were specifically developed for single supply applications that operate from −40˚C to +125˚C. This feature is well-suited for automotive systems because of the wide temperature range. A unique design topology enables the LMC6492/LMC6494 common-mode voltage range to accommodate input signals beyond the rails. This eliminates non-linear output errors due to input signals exceeding a traditionally limited common-mode voltage range. The LMC6492/LMC6494 signal range has a high CMRR of 82 dB for excellent accuracy in non-inverting circuit configurations.

The LMC6492/LMC6494 rail-to-rail input is complemented by rail-to-rail output swing. This assures maximum dynamic signal range which is particularly important in 5V systems.

Ultra-low input current of 150 fA and 120 dB open loop gain provide high accuracy and direct interfacing with high impedance sources.

Features

(Typical unless otherwise noted)

- Rail-to-Rail input common-mode voltage range, guaranteed over temperature
- Rail-to-Rail output swing within 20 mV of supply rail, 100 kΩ load
- Operates from 5V to 15V supply
- Excellent CMRR and PSRR 82 dB
- Ultra low input current 150 fA
- High voltage gain (R_L = 100 kΩ) 120 dB
- Low supply current (@ V_S = 5V) 500 µA/Amplifier
- Low offset voltage drift 1.0 µV/˚C

Applications

- Automotive transducer amplifier
- Pressure sensor
- Oxygen sensor
- Temperature sensor
- Speed sensor

Connection Diagrams

8-Pin DIP/SO



Top View

14-Pin DIP/SO



Top View

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	2000V
Differential Input Voltage	±Supply Voltage
Voltage at Input/Output Pin	$(V^+) + 0.3V$, $(V^-) - 0.3V$
Supply Voltage ($V^+ - V^-$)	16V
Current at Input Pin	±5 mA
Current at Output Pin (Note 3)	±30 mA
Current at Power Supply Pin	40 mA
Lead Temp. (Soldering, 10 sec.)	260˚C
Storage Temperature Range	−65˚C to +150˚C
Junction Temperature (Note 4)	150˚C

Operating Conditions (Note 1)

Supply Voltage	$2.5V \le V^+ \le 15.5V$
Junction Temperature Range	
LMC6492AE, LMC6492BE	$-40˚C \le T_J \le +125˚C$
LMC6494AE, LMC6494BE	$-40˚C \le T_J \le +125˚C$
Thermal Resistance (θ_{JA})	
N Package, 8-Pin Molded DIP	108˚C/W
M Package, 8-Pin Surface Mount	171˚C/W
N Package, 14-Pin Molded DIP	78˚C/W
M Package, 14-Pin Surface Mount	118˚C/W

DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25˚C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1 M\Omega$. **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6492AE LMC6494AE Limit (Note 6)	LMC6492BE LMC6494BE Limit (Note 6)	Units
V_{OS}	Input Offset Voltage		0.11	3.0	6.0	mV
				3.8	**6.8**	max
TCV_{OS}	Input Offset Voltage Average Drift		1.0			µV/˚C
I_B	Input Bias Current	(Note 11)	0.15	**200**	**200**	pA max
I_{OS}	Input Offset Current	(Note 11)	0.075	**100**	**100**	pA max
R_{IN}	Input Resistance		>10			Tera Ω
C_{IN}	Common-Mode Input Capacitance		3			pF
CMRR	Common-Mode Rejection Ratio	$0V \le V_{CM} \le 15V$, $V^+ = 15V$	82	65	63	dB
				60	**58**	min
		$0V \le V_{CM} \le 5V$	82	65	63	
				60	**58**	
+PSRR	Positive Power Supply Rejection Ratio	$5V \le V^+ \le 15V$, $V_O = 2.5V$	82	65	63	dB
				60	**58**	min
−PSRR	Negative Power Supply Rejection Ratio	$0V \le V^- \le -10V$, $V_O = 2.5V$	82	65	63	dB
				60	**58**	min
V_{CM}	Input Common-Mode Voltage Range	$V^+ = 5V$ and 15V For CMRR ≥ 50 dB	$V^- - 0.3$	−0.25	−0.25	V
				0	**0**	max
			$V^+ + 0.3$	$V^+ + 0.25$	$V^+ + 0.25$	V
				V^+	**V^+**	min
A_V	Large Signal Voltage Gain	$R_L = 2 k\Omega$: Sourcing	300			V/mV
		(Note 7) Sinking	40			min

DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for T_J = 25˚C, V^+ = 5V, V^- = 0V, $V_{CM} = V_O = V^+/2$ and R_L > 1 MΩ. **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6492AE LMC6494AE Limit (Note 6)	LMC6492BE LMC6494BE Limit (Note 6)	Units
V_O	Output Swing	V^+ = 5V R_L = 2 kΩ to $V^+/2$	4.9	4.8 **4.7**	4.8 **4.7**	V min
			0.1	0.18 **0.24**	0.18 **0.24**	V max
		V^+ = 5V R_L = 600Ω to $V^+/2$	4.7	4.5 **4.24**	4.5 **4.24**	V min
			0.3	0.5 **0.65**	0.5 **0.65**	V max
		V^+ = 15V R_L = 2 kΩ to $V^+/2$	14.7	14.4 **14.0**	14.4 **14.0**	V min
			0.16	0.35 **0.5**	0.35 **0.5**	V max
		V^+ = 15V R_L = 600Ω to $V^+/2$	14.1	13.4 **13.0**	13.4 **13.0**	V min
			0.5	1.0 **1.5**	1.0 **1.5**	V max
I_{SC}	Output Short Circuit Current V^+ = 5V	Sourcing, V_O = 0V	25	16 **10**	16 **10**	mA min
		Sinking, V_O = 5V	22	11 **8**	11 **8**	
I_{SC}	Output Short Circuit Current V^+ = 15V	Sourcing, V_O = 0V	30	28 **20**	28 **20**	
		Sinking, V_O = 5V (Note 8)	30	30 **22**	30 **22**	
I_S	Supply Current	LMC6492 V^+ = +5V, $V_O = V^+/2$	1.0	1.75 **2.1**	1.75 **2.1**	mA max
		LMC6492 V^+ = +15V, $V_O = V^+/2$	1.3	1.95 **2.3**	1.95 **2.3**	mA max
		LMC6494 V^+ = +5V, $V_O = V^+/2$	2.0	3.5 **4.2**	3.5 **4.2**	mA max
		LMC6494 V^+ = +15V, $V_O = V^+/2$	2.6	3.9 **4.6**	3.9 **4.6**	mA max

AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25˚C, V^+ = 5V, V^- = 0V, $V_{CM} = V_O = V^+/2$ and R_L > 1 MΩ. **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6492AE LMC6494AE Limit (Note 6)	LMC6492BE LMC6494BE Limit (Note 6)	Units
SR	Slew Rate	(Note 9)	1.3	0.7 **0.5**	0.7 **0.5**	Vμs min
GBW	Gain-Bandwidth Product	V^+ = 15V	1.5			MHz
ϕ_m	Phase Margin		50			Deg
G_m	Gain Margin		15			dB
	Amp-to-Amp Isolation	(Note 10)	150			dB
e_n	Input-Referred Voltage Noise	F = 1 kHz V_{CM} = 1V	37			$\frac{nV}{\sqrt{HZ}}$
i_n	Input-Referred Current Noise	F = 1 kHz	0.06			$\frac{pA}{\sqrt{HZ}}$
T.H.D.	Total Harmonic Distortion	F = 1 kHz, A_V = –2 R_L = 10 kΩ, V_O = –4.1 V_{PP}	0.01			%
		F = 10 kHz, A_V = –2 R_L = 10 kΩ, V_O = 8.5 V_{PP} V^+ = 10V	0.01			

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5 kΩ in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150˚C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: V^+ = 15V, V_{CM} = 7.5V and R_L connected to 7.5V. For Sourcing tests, 7.5V ≤ V_O ≤ 11.5V. For Sinking tests, 3.5V ≤ V_O ≤ 7.5V.

Note 8: Do not short circuit output to V^+, when V^+ is greater than 13V or reliability will be adversely affected.

Note 9: V^+ = 15V. Connected as voltage follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 10: Input referred, V^+ = 15V and R_L = 100 kΩ connected to 7.5V. Each amp excited in turn with 1 kHz to produce V_O = 12 V_{PP}.

Note 11: Guaranteed limits are dictated by tester limits and not device performance. Actual performance is reflected in the typical value.

Typical Performance Characteristics

V_S = +15V, Single Supply, T_A = 25˚C unless otherwise specified

Supply Current vs Supply Voltage



01204925

Input Current vs Temperature



01204926

Sourcing Current vs Output Voltage



01204927

Sourcing Current vs Output Voltage



01204928

Sourcing Current vs Output Voltage



01204929

Sinking Current vs Output Voltage



01204930

Typical Performance Characteristics V_S = +15V, Single Supply, T_A = 25˚C unless otherwise specified (Continued)

Sinking Current vs Output Voltage



01204931

Sinking Current vs Output Voltage



01204932

Output Voltage Swing vs Supply Voltage



01204933

Input Voltage Noise vs Frequency



01204934

Input Voltage Noise vs Input Voltage



01204935

Input Voltage Noise vs Input Voltage



01204936

Typical Performance Characteristics V_S = +15V, Single Supply, T_A = 25˚C unless otherwise specified (Continued)

Input Voltage Noise vs Input Voltage



01204937

Crosstalk Rejection vs Frequency



01204938

Crosstalk Rejection vs Frequency



01204939

Positive PSRR vs Frequency



01204940

Negative PSRR vs Frequency



01204941

CMRR vs Frequency



01204942

Typical Performance Characteristics V_S = +15V, Single Supply, T_A = 25˚C unless otherwise specified (Continued)

CMRR vs Input Voltage



01204943

CMRR vs Input Voltage



01204944

CMRR vs Input Voltage



01204945

ΔV_{OS} vs CMR



01204946

ΔV_{OS} vs CMR



01204947

Input Voltage vs Output Voltage



01204948

Typical Performance Characteristics V_S = +15V, Single Supply, T_A = 25˚C unless otherwise specified (Continued)

Input Voltage vs Output Voltage



01204949

Open Loop Frequency Response



01204950

Open Loop Frequency Response



01204951

Open Loop Frequency Response vs Temperature



01204952

Maximum Output Swing vs Frequency



01204953

Gain and Phase vs Capacitive Load



01204954

Typical Performance Characteristics V_S = +15V, Single Supply, T_A = 25˚C unless otherwise specified (Continued)

Gain and Phase vs Capacitive Load



01204955

Open Loop Output Impedance vs Frequency



01204956

Open Loop Output Impedance vs Frequency



01204957

Slew Rate vs Supply Voltage



01204958

Non-Inverting Large Signal Pulse Response



01204959

Non-Inverting Large Signal Pulse Response



01204960

Typical Performance Characteristics V_S = +15V, Single Supply, T_A = 25˚C unless otherwise specified (Continued)

Non-Inverting Large Signal Pulse Response



01204961

Non-Inverting Small Signal Pulse Response



01204962

Non-Inverting Small Signal Pulse Response



01204963

Non-Inverting Small Signal Pulse Response



01204964

Inverting Large Signal Pulse Response



01204965

Inverting Large Signal Pulse Response



01204966

Typical Performance Characteristics V_S = +15V, Single Supply, T_A = 25˚C unless otherwise specified (Continued)

Inverting Large Signal Pulse Response



01204967

Inverting Small Signal Pulse Response



01204968

Inverting Small Signal Pulse Response



01204969

Inverting Small Signal Pulse Response



01204970

Stability vs Capacitive Load



01204971

Stability vs Capacitive Load



01204972

Typical Performance Characteristics V_S = +15V, Single Supply, T_A = 25˚C unless otherwise specified (Continued)

Stability vs Capacitive Load



01204973

Stability vs Capacitive Load



01204974

Stability vs Capacitive Load



01204975

Stability vs Capacitive Load



01204976

Application Hints

INPUT COMMON-MODE VOLTAGE RANGE

Unlike Bi-FET amplifier designs, the LMC6492/4 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion on the output.



01204908

FIGURE 1. An Input Voltage Signal Exceeds the LMC6492/4 Power Supply Voltages with No Output Phase Inversion

The absolute maximum input voltage is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins possibly affecting reliability.

Application Hints (Continued)



FIGURE 2. A ±7.5V Input Signal Greatly Exceeds the 5V Supply in *Figure 3* Causing No Phase Inversion Due to R_I

Applications that exceed this rating must externally limit the maximum input current to ±5 mA with an input resistor (R_I) as shown in *Figure 3*.



FIGURE 3. R_I Input Current Protection for Voltages Exceeding the Supply Voltages

RAIL-TO-RAIL OUTPUT

The approximate output resistance of the LMC6492/4 is 110Ω sourcing and 80Ω sinking at V_s = 5V. Using the calculated output resistance, maximum output voltage swing can be esitmated as a function of load.

COMPENSATING FOR INPUT CAPACITANCE

It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the LMC6492/4.

Although the LMC6492/4 is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors with even small values of input capacitance, due to transducers, photodiodes, and circuit board parasitics, reduce phase margins.

When high input impedances are demanded, guarding of the LMC6492/4 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See *Printed-Circuit-Board Layout for High Impedance Work*).

The effect of input capacitance can be compensated for by adding a capacitor, C_f, around the feedback resistors (as in *Figure 1*) such that:

$$\frac{1}{2\pi R_1 C_{IN}} \geq \frac{1}{2\pi R_2 C_f}$$

or

$$R_1\ C_{IN} \leq R_2\ C_f$$

Since it is often difficult to know the exact value of C_{IN}, C_f can be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 and LMC662 for a more detailed discussion on compensating for input capacitance.



FIGURE 4. Cancelling the Effect of Input Capacitance

CAPACITIVE LOAD TOLERANCE

All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor is normally included in this integrator stage. The frequency location of the dominant pole is affected by the resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate resistive load in parallel with the capacitive load (see Typical Curves).

Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in *Figure 5*.



FIGURE 5. LMC6492/4 Noninverting Amplifier, Compensated to Handle Capacitive Loads

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6492/4, typically 150 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite

Application Hints (Continued)

simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6492/4's inputs and the terminals of components connected to the op-amp's inputs, as in *Figure 6*. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input.

This would cause a 33 times degradation from the LMC6492/4's actual performance. If a guard ring is used and held within 5 mV of the inputs, then the same resistance of $10^{11}\Omega$ will only cause 0.05 pA of leakage current. See *Figure 7* for typical connections of guard rings for standard op-amp configurations.



FIGURE 6. Examples of Guard Ring in PC Board Layout



Inverting Amplifier



Non-Inverting Amplifier



Follower

FIGURE 7. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 8*.



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board).

FIGURE 8. Air Wiring

Application Circuits

DC Summing Amplifier ($V_{IN} \geq 0V_{DC}$ and $V_O \geq V_{DC}$



01204918

Where: $V_0 = V_1 + V_2 - V_3 - V_4$
$(V_1 + V_2 \geq (V_3 + V_4)$ to keep $V_0 > 0V_{DC}$

High Input Z, DC Differential Amplifier



01204919

For

$$\frac{R1}{R2} = \frac{R4}{R3}$$

(CMRR depends on this resistor ratio match)

$$V_O = 1 + \frac{R4}{R3}(V_2 - V_1)$$

As shown: $V_O = 2(V_2 - V_1)$

Photo Voltaic-Cell Amplifier



01204920

Instrumentation Amplifier



01204921

If R1 = R5, R3 = R6, and R4 = R7; then

$$\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$$

$\therefore A_V \approx 100$ for circuit shown (R_2 = 9.3k).

Rail-to-Rail Single Supply Low Pass Filter



01204922

$$R1 = R2,\ C1 = C2;\ f = \frac{1}{2\pi R1C1};\ \text{Damping Factor} = \tfrac{1}{2}\sqrt{\frac{C2}{C1}}\sqrt{\frac{R2}{R1}}$$

This low-pass filter circuit can be used as an anti-aliasing filter with the same supply as the A/D converter. Filter designs can also take advantage of the LMC6492/4 ultra-low input current. The ultra-low input current yields negligible offset error even when large value resistors are used. This in turn allows the use of smaller valued capacitors which take less board space and cost less.

Low Voltage Peak Detector with Rail-to-Rail Peak Capture Range



01204923

Dielectric absorption and leakage is minimized by using a polystyrene or polypropylene hold capacitor. The droop rate is primarily determined by the value of C_H and diode leakage current. Select low-leakage current diodes to minimize drooping.

Application Circuits (Continued)

Pressure Sensor



01204924

$R_f = Rx$

$R_f >> R1, R2, R3, and R4$

$$V_O = \left(\frac{R2}{R1 + R2} - \frac{R3}{R4 + R3}\right) \frac{R_f (R3 + R4)}{R3\,R4} V_{REF}$$

In a manifold absolute pressure sensor application, a strain gauge is mounted on the intake manifold in the engine unit. Manifold pressure causes the sensing resistors, R1, R2, R3 and R4 to change. The resistors change in a way such that R2 and R4 increase by the same amount R1 and R3 decrease. This causes a differential voltage between the input of the amplifier. The gain of the amplifier is adjusted by R_f.

Spice Macromodel

A spice macromodel is available for the LMC6492/4. This model includes accurate simulation of:

- Input common-model voltage range
- Frequency and transient response
- GBW dependence on loading conditions
- Quiescent and dynamic supply current
- Output swing dependence on loading conditions

and many other characteristics as listed on the macromodel disk.

Contact your local National Semiconductor sales office to obtain an operational amplifier spice model library disk.

Ordering Information

Package	Temperature Range	Transport Media	NSC Drawing
	Extended −40˚C to +125˚C		
8-Pin Small Outline	LMC6492AEM	Rails	M08A
	LMC6492BEM		
	LMC6492AEMX	Tape and Reel	
	LMC6492BEMX		
8-Pin Molded DIP	LMC6492AEN	Rails	N08A
	LMC6492BEN		
14-Pin Small Outline	LMC6494AEM	Rails	M14A
	LMC6494BEM		
	LMC6494AEMX	Tape and Reel	
	LMC6494BEMX		
14-Pin Molded DIP	LMC6494AEN	Rails	N14A
	LMC6494BEN		

Physical Dimensions inches (millimeters) unless otherwise noted



8-Pin Small Outline Package
Order Number LMC6492AEM or LMC6492BEM
NS Package Number M08A



14-Pin Small Outline Package
Order Number LMC6494AEM or LMC6494BEM
NS Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



8-Lead (0.300" Wide) Molded Dual-In-Line Package
Order Number LMC6492AEN or LMC6492BEN
NS Package Number N08A



14-Lead Molded Dual-In-Line Package
Order Number LMC6494AEN or LMC6494BEN
NS Package Number N14A

Notes

National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560